

Wideband Full-Stokes parameterized spectrometer for Xilinx RFSoc Platform

PROJECT PLAN

Team 41

Professor Phillip Jones

Advisers

Team Members/Roles

Brian Bradford

Vishal Joel

Jared Danner

Louis Hamilton

Nick Knuth

Team Email

sdmay19-41@iastate.edu

Team Website

sdmay19-41.sd.ece.iastate.edu

Revised: 9/28/2018/#1.0

Table of Contents

1 Introductory Material	5
1.1 Acknowledgement	5
1.2 Problem Statement (2 paragraphs)	5
1.3 Operating Environment (one paragraph +)	5
1.4 Intended Users and Intended Uses (two paragraph +)	6
1.5 Assumptions and Limitations	6
1.6 Expected End Product and Other Deliverables	6
2 Proposed Approach and Statement of Work	7
2.1 Objective of the Task	7
2.2 Functional Requirements	7
2.3 Constraints Considerations	8
2.4 Previous Work And Literature	8
2.5 Proposed Design	8
2.6 Technology Considerations	8
2.7 Safety Considerations	9
2.8 Task Approach	9
2.9 Possible Risks And Risk Management	9
2.10 Project Proposed Milestones and Evaluation Criteria	10
2.11 Project Tracking Procedures	10
2.12 Expected Results and Validation	10
2.13 Test Plan	10
3 Project Timeline, Estimated Resources, and Challenges	11
3.1 Project Timeline	11
3.2 Feasibility Assessment	11
3.3 Personnel Effort Requirements	12
3.4 Other Resource Requirements	12

3.5 Financial Requirements	12
4 Closure Materials	12
4.1 Conclusion	12
4.2 References	13
4.3 Appendices	13

List of Figures

Include a **LIST** of all figures used. Be sure images throughout paper have same indexing.

(*example*)Figure 1: Proposed Design Diagram

List of Tables

ex. Table 1: Timeline of proposed work schedules for the Spring semester.

List of Symbols

List of Definitions

CASPER - Collaboration for Astronomy Signal Processing and Electronics Research

MiGen - Fragmented Hardware Description Language based in python to automate the VLSI design process.

Xilinx - FPGA manufacturer. *The FPGA used in this project is a Xilinx product.

DSP - Digital Signal Processing.

SDR - Software Defined Radio.

FPGA - Field Programmable Gate Array.

SoC - System on a Chip

1 Introductory Material

1.1 ACKNOWLEDGEMENT

CASPER [1], the “Collaboration for Astronomy Signal Processing and Electronic Research” have addressed this problem by developing platform independent hardware and open source software to take advantage of developments in Field Programmable Gate Array (FPGA) and Analog to Digital Converter (ADC) technology and “quickly” target new platforms such as the Xilinx RFSoc evaluation board (ZCU111).

Xilinx University Program - Donation of the Xilinx RFSoc Eval Board.

Alan Langman (Engineer @ Vermeer Corporation) - Technical guidance for Migen, CASPER, and spectrometer related material.

Dan Werthimer (Chief Scientist: SETI@Home) - Project idea, CASPER, and digital signal processing support.

1.2 PROBLEM STATEMENT (2 PARAGRAPHS)

The problem our team will be challenged with is overhauling the CASPER Toolflow in order to allow for developers to easily become proficient in using and expanding on the existing tool set. The current toolflow prohibits new developers from making quick progress due to lack of documentation, the need for prior knowledge on MATLAB / Simulink, and an absence of support for other FPGA platforms beyond Xilinx, such as Altera or Lattice. In doing so, our team will also develop the board support package for the Xilinx RFSoc Eval Board.

This project will work toward porting of the CASPER spectrometer instrument and its dependent libraries to the Xilinx RFSoc evaluation platform. The team will also look at improving the board support package by migrating the current tools to use Migen, an open source python library for generating and building gateware projects [4]. The team will also work on extending the toolchain to support the Xilinx Pynq infrastructure [5], which will be interfaced to the existing CASPER Python libraries.

1.3 OPERATING ENVIRONMENT (ONE PARAGRAPH +)

The end product will be operating within already operational server racks that are climate regulated to match manufacturer specification of optimal operating conditions including: temperature, humidity, and dust ingress. Therefore, the end product does not need to be built to work in non-common conditions due to its surrounding climate being externally controlled.

1.4 INTENDED USERS AND INTENDED USES (TWO PARAGRAPH +)

CASPER [1] is a community of hundreds of scientists and engineers around the world, who collaborate on the development of radio astronomy instrumentation. The CASPER community has reached out to developers to integrate Xilinx's new RFSoc platform into their current tools. Once supported, anyone making use of the open-source tools will be able to quickly develop digital instrumentation for their specific applications.

Should time allow, we will begin the next iteration of the UC Berkeley SETI Research Center's Search for Extraterrestrial Radio Emissions from Nearby Developed Intelligent Populations (SERENDIP) program [3]. This installment would be the next generation instrument system for the Search for Extraterrestrial Intelligence (SETI) coined SERENDIP VII. The system will be an open-source, ultra-high resolution, wide-bandwidth dual-pol spectrometer to be used on the world's largest radio telescopes.

1.5 ASSUMPTIONS AND LIMITATIONS

At this point in time, our team is assuming that basic device drivers have been developed and tested. That the CASPER spectrometer instrument will be nearly 100% compatible and operational on the Xilinx RFSoc Platform.

1.6 EXPECTED END PRODUCT AND OTHER DELIVERABLES

Our expected deliverable is a Board Support Package for a Xilinx Zynq Ultrascale+ RFSoc evaluation board. The board support package includes porting for the CASPER spectrometer and its dependent libraries for the Xilinx board. The CASPER tool flow is to be migrated to support Migen, an open source python library for generating and building gateway projects . It should support Xilinx Python drivers to interface with existing CASPER libraries. We must include full documentation of the implementation of the board support package. This end product is to be delivered by the end of Senior Design in May 2019.

2 Proposed Approach and Statement of Work

2.1 OBJECTIVE OF THE TASK

Expected tasks:

1. Porting of the CASPER spectrometer instrument and dependent libraries to the Xilinx ZCU111 evaluation platform.
 - a. General board support
 - b. Ethernet interface
 - c. ADC interface
2. Migrating the current CASPER Toolflow to use Migen, an open source python library for generating and building gateway projects.
3. Support for Xilinx Pynq infrastructure, which will interface to existing CASPER Python libraries.
4. Documentation of project for future users: source code, gateway, and firmware descriptions.

Additional task:

1. Wideband full stokes parameterised spectrometer (polarimeter) for radio astronomy applications, targeting the Xilinx Zynq RFSoc platform.

2.2 FUNCTIONAL REQUIREMENTS

Successful creation of a Board Support Package file. This includes proper integration of the existing toolflow and any new tools to create a working Board Support Package for the Xilinx Zynq RFSoc platform. Migen will be used as the generation tool for our project which will include ensuring that it is both integrated in the current tool flow and a new tool flow of our own design.

Proper documentation of process. We will need to document our process so that the open source project work can be continued by others. We also need to document our process to allow for review by the CASPER project and to give a tutorial of how our updated tool flow works.

Proper documentation of tools used. Proper documentation of our work and use of Migen is important for expanding Migen itself. We also need to document how the existing toolflow and its tools integrate with Migen.

2.3 CONSTRAINTS CONSIDERATIONS

- Functional
 - CASPER spectrometer support
 - The Xilinx board must be made to support the CASPER Spectrometer and the libraries it is dependent on.
 - Migen
 - Migen must be able to send script to CASPER's Vivado to produce projects that the FPGA can use.
 - Spectrometer
 - Parameterized inputs for user to quickly build
- Non-Functional
 - Backwards compatibility
 - The ability to STILL use Matlab/Simulink and existing CASPER tool flow, instead of Migen to program the board.
 - Open source
 - Anyone can use our code in their application.

CASPER operates entirely under the GNU General Public License V2.0. This grants the use of the source code to anyone for commercial or private use. This also means anyone has the right to modify and/or distribute the code, however CASPER accepts no liabilities or warranties on said source code.

2.4 PREVIOUS WORK AND LITERATURE

To the best of our knowledge there has not been another Zynq SoC-type platform supported within the CASPER community before. However, should we complete the Board Support Package before the end of Senior Design, we will attempt to implement the next generation SETI spectrometer: SERENDIP VII. This would be the next iteration of this application, the prior was SERENDIP VI [6]. It would be an improvement by both bandwidth and spectral resolution.

2.5 PROPOSED DESIGN

The solution we are aiming for is to use Migen to generate a tcl script that can be run in Vivado to create the Board Support Package. An alternative may be to use Vivado to finish implementation from Migen and document where Migen failed if it does. Otherwise implementation using the existing tool flow would be the final option.

2.6 TECHNOLOGY CONSIDERATIONS


If successful in implementation, this would be the first Zynq SoC board to be integrated in the tool flow allowing for the board to run everything rather than needing auxiliary components. Using Migen should allow the toolflow to be ported completely to python removing the need for Matlab and the current clunky python implementation while maintaining backwards compatibility with the Matlab tools. A weakness of the technology being used is the heavy reliance on Migen and the potential for it not to work. A trade off

of having a SoC is that we are constrained to the components on board such as the ADC and processor.

2.7 SAFETY CONSIDERATIONS

We must obey all posted signs and warnings as well as instructions issued by the lab instructor in the laboratory. We must know the location of the fire extinguishers, First Aid kits and their proper use. The improper or unsafe use of laboratory equipment is potentially dangerous. Therefore, we must not use lab equipment for purposes other than this class' work. We must understand the emergency shutdown procedures (when necessary) for any lab equipment that we are using. We must understand and comply with electrical safety procedures.

2.8 TASK APPROACH



2.9 POSSIBLE RISKS AND RISK MANAGEMENT

- Completely new concept.
 - Lack of documentation on Migen.
 - New to the project members.
 - Migen

2.10 PROJECT PROPOSED MILESTONES AND EVALUATION CRITERIA

Milestones:

- Getting around the dependency on Matlab/Simulink while not completely eliminating the backward compatibility with these tools.
- Reliable documentation and open source tools, gateware, firmware descriptions that may gain attention from other developers.
- Open source tools that may help with support for other FPGA platforms.

2.11 PROJECT TRACKING PROCEDURES

Our group will make use of the Issue Board included with our Iowa State GitLab repository. This is a project management tool that can be used to plan, organize, and visualize our workflow towards tasks involved with our project. We will also keep an eye on the activity metrics that are tracked by GitLab. The Wiki Board will be used to document things as we progress through our project.

2.12 EXPECTED RESULTS AND VALIDATION


Our desired outcome would be the Xilinx RFSoc board fully supported within the current CASPER Toolflow as well as Migen. We will validate this by using the CASPER Simple Spectrometer Tutorial, echoing UDP packets through the ethernet interface, ensuring board will DHCP correctly to obtain an IP address, and calibration of ADC's via lab-generated signal.

2.13 TEST PLAN

(We are not far enough along to be able to give a solid test plan yet.)

3 Project Timeline, Estimated Resources, and Challenges

3.1 PROJECT TIMELINE



This gantt chart is based off of the tasks listed in section 2.1. The days are just spread throughout the semester. The red line is today. The gap is the break between semesters.

3.2 FEASIBILITY ASSESSMENT

The feasibility of achieving our group's desired goals is realistic. Our project group, client, and advisor have assessed the required tasks needed complete the overall goal and we have concluded that it will be difficult, but doable if given the proper amount of time and effort.

Some foreseen challenges that our group has accounted for are: the variable scope of the supported libraries already created for our desired Xilinx platform (board support package), getting the required hardware to achieve meaningful testing, and our assumption that Migen will work as specified and not cause any unforeseen problems.

3.3 PERSONNEL EFFORT REQUIREMENTS

(Our tasks are not concrete enough to create a table at this detail yet.)

3.4 OTHER RESOURCE REQUIREMENTS

- Xilinx Zynq Ultrascale+ RFSoc evaluation board.
- Xilinx platform cable.
- Access to the ISU ECPE linux servers and their tools.

3.5 FINANCIAL REQUIREMENTS

There is no current foreseen financial resources required for this project given that the Xilinx University Program donates the Xilinx Zynq RFSoc board for our project.

4 Closure Materials

4.1 CONCLUSION

The problem our team will be challenged with is overhauling the CASPER Toolflow in order to allow for developers to easily become proficient in using and expanding on the existing tool set. In doing so, our team will also continue development of the board support package for the Xilinx RFSoc Eval Board.

The stated problem is a necessary task that, when completed, will ensure that the CASPER organization is well equipped and able to continue its development into the future on a solid foundation.

4.2 REFERENCES

- [1] CASPER - <http://casper-dsp.org/>
- [2] “Spectrometers and Polyphase Filterbanks in Radio Astronomy”, Danny C. Price, May 2018, <https://arxiv.org/abs/1607.03579>
- [3] SERENDIP VI - <https://ieeexplore.ieee.org/document/7436240/>
- [4] Migen reference - <https://m-labs.hk/migen/index.html/>
- [5] PYNQ reference - <https://readthedocs.org/projects/pynq/>
- [6] SERENDIP VI - <https://ieeexplore.ieee.org/document/7436240/>

4.3 APPENDICES

(We have no appendices to include at this time.)